Lab for High Performance Computing Department of Computer Science and Automation

Convenor: Prof. R. Govindarajan

Cache Placement & Replacement Policies

- •Improving cache hit rates using next-use distance estimates
- •Adaptive cache placement to reduce conflict misses
- •Two-level mapping based placement
- •Emulating the optimal placement policy with a shepherd

Network Processor Architecture

- Design space exploration of network processors
- Packet reordering in network processors
- •Petri net models to evaluate packet buffering in network processors
- •Distributed packet buffering and dynamic buffering schemes

Network

Processors

Application

Specific

Embedded

Systems

- •Improving performance of table lookup operations
- •Framework for application design space exploration

Prefetching

- Estimation of prefetch history effectiveness using entropy
- •Identifying and eliminating misses that cause pipeline stalls

Power Performance Efficient Architectures

- •Segmented low power issue queues
- •Scalable energy efficient store queues
- Heterogeneous width register files for superscalar architectures

Memory Hierarchy

General Purpose

Microarchitecture

ARCHITECTURE

_

Programmability
Performance
Power Efficiency

....

HPC

COMPILERS

Software Transactional Memory

- •Compiler transformations to improve cache performance
- Compiler transformations to reduce number of conflicts

Distributed Shared Memory

 Compiler and software assisted distributed shared memory (DSM)

Clusters

- Cluster based web servers
- •Cache performance for web server architectures
- Exploiting communication processors for improving application performance

Research Funding

AMD, DST, IBM, Intel, Microsoft, NVIDIA

Compilers for Heterogeneous Architectures

- Synergistic use of general purpose and accelerator architectures
- •Framework for automatic compilation of Matlab programs for heterogeneous architectures MEGHA
- •Compilation of X10 for heterogeneous architectures
- •Coarse grained S/W pipelined execution of stream programs

Compiler Optimizations

- •Instruction scheduling, register allocation
- Software pipelining (SWP)
- Nested loop SWP
- Energy aware SWP
- Register sensitive SWP
- Enhanced coscheduling
- Resource usage models for instruction scheduling and s/w pipelining
- •Vectorizing compilers for MMX

Memory Arch. Exploration

- •Evolutionary approach for memory architecture exploration
- •Integration of architecture and data layout exploration
- Pareto optimal design points for power, performance and cost
- Hybrid memory architectures involving cache and scratchpads

Students : Graduated (Current)

ME/MTech : 13 (0) MSc(Engg) : 16 (2) PhD : 3 (5)

Compiler Optimizations

- •Code size aware instruction scheduling
- Energy aware compilation techniques, exploiting DVFS
- Energy aware instruction scheduling and S/W pipelining

Compiler Analysis

- Scalable contextsensitive points-to analysis through randomization
- Points-to analysis as a system of linear equations
- Comprehensive pathsensitive data flow analysis

Over 75 Publications
2 Best Thesis
Awards
2 Best Paper Awards

http://hpc.serc.iisc.ernet.in